Files
marlin_skr/Marlin/src/feature
etagle 0566badcef Add memory barrier, optimal interrupt on-off
Disabling an ISR on ARM has 3 instructions of latency. A Memory barrier is REQUIRED to ensure proper and predictable disabling. Memory barriers are expensive, so avoid disabling if already disabled (See https://mcuoneclipse.com/2015/10/16/nvic-disabling-interrupts-on-arm-cortex-m-and-the-need-for-a-memory-barrier-instruction/)
2018-05-20 02:39:34 -05:00
..
2018-05-13 04:52:56 -05:00
2017-09-21 16:26:57 -05:00
2017-09-21 16:26:57 -05:00
2017-09-21 16:27:11 -05:00
2017-11-04 22:28:46 -05:00
2017-11-04 22:28:46 -05:00
2017-12-20 00:17:19 -06:00
2018-05-06 01:24:14 -05:00
2018-05-13 06:51:01 -05:00
2017-09-21 16:27:10 -05:00
2018-04-09 23:57:27 -05:00
2018-05-04 00:15:37 -05:00
2018-02-10 15:41:18 -06:00
2017-09-21 16:27:08 -05:00
2018-05-10 00:12:10 -05:00
2017-09-21 16:26:41 -05:00
2017-09-21 16:26:41 -05:00